Careers at Marvell Marvell offers a collaborative fast-paced environment where innovative ideas can really make a difference. The demo is fully functional on the first board ML , whereas in second board XtremeDSP , the Marvell chip does not perform auto-negotiation. Hello,, from the last table I uploaded configuration options in previous post, can anyone help me understand which of the two following jumber settings are correct for MII mode A or B? All forum topics Previous Topic Next Topic. Looking for our Products? Auto-negotiation of Ethernet Marvell 88E chip The Alaska Gigabit PHYs build on the Marvell legacy of providing unique, best-in-class features that enable customers to expand their Ethernet applications.
|Date Added:||22 December 2006|
|File Size:||24.55 Mb|
|Operating Systems:||Windows NT/2000/XP/2003/2003/7/8/10 MacOS 10/X|
|Price:||Free* [*Free Regsitration Required]|
Can anyone help me understand what does the following Tables means.
PHY Transceivers, Alaska X Gigabit Ethernet PHY – Products – Marvell
Quickly and easily view product specs, compare various solutions, and print out select product information. These tables from ml50x and HTG manual respectively.
Even this configuration applies to PCI-Express application according to table Marvell PHYs products can mavell be combined with Marvell’s switching products for a complete networking solution. It requires registration on the Marvell site and completion of a mutual non-disclosure agreement. The 88E encodes 3 bits on each config input using 8 possible connections: Product Brief Technical Product Brief.
There is no auto-negotiation marve,l. I spend several weeks in trying found if something happens with the clock the problem with ML board above.
I have two boards: It requires registration on the Marvell site and completion.
No led-blinking, no connection recognition by PC as happens with ml, ml Hello, from the last table I uploaded configuration options in previous post, can anyone help me understand which of the two following jumber settings are correct for MII mode A or B? I understand that on configuration “B”the jumper Eyhernet does not has any physical scope 2V5 to 2V5but we’ve seen same default factory connections on HTG board.
The 88E has a number of strapping options to set up the device. Alaska Gigabit Ethernet Designed to meet the demands of next generation green networks.
mravell The schematics of these two boards are almost the same same pinout of marvell chip and same connections of every signal to PCB board. Looking for our Products? As Ethernet technology becomes more prevalent in everyday mainstream applications such as IP phones, gaming consoles, PDAs, printers, and traditional home or corporate network connections, the demand for energy efficiency and advanced process technologies increases.
It has negative logic reset. That was also my first hope for the faulty operation, but after all my operational design on ml was exactly the same with XtremeDSP, and two boards have the same PHY chip and negative reset logic.
To contact Marvell Sales, please submit your inquiry via request for information below. Access comprehensive product specifications for Marvell’s family of Transceivers products:.
Alaska Gigabit Ethernet PHYs Transceivers As Ethernet technology becomes more prevalent in everyday mainstream applications such as IP phones, gaming consoles, PDAs, printers, and traditional home or corporate network connections, the demand for energy efficiency and advanced process technologies increases. Hello everyone, many thanks for the replies.
Alaska Gigabit Ethernet PHYs Transceivers
If you’re not getting a link, I’d first check that the 88E is getting a clock and all required voltages, then check that the marvel are set for the correct physical layer I’m guessing twisted-pair copper? If you want to achieve great things, then we want to talk with you.
Have anybody face a same situtation? From the link that gszakac provided there is a similar problem, 888e1111 still it cannot help me, so guys HELPP!!
We have detected your current browser version is not the latest one.
The auto-negotiation solution came when I switched SW6 to “” depicted below which makes frequency synthesizer ICS to ouput MHz, as described in ML manual, page 47, table Data Center and Cloud. Apart from the jumbers for MII mode, I cannot find any other jumbers related to those pins. From memory it was active low so it needs to be held high during normal operationbut compare it between the two boards.